home english contact us
ASIC
Design Flow
Service Area
Technology & IPs
Partners
Technology & IPs
Technology & Process
 
IP List
급변하는 전자 산업에서 Time-to-market, 우수한 제품성능과 디자인의 위험부담을 줄이는 것이 일반화 되어가고 있습니다.
이에 반도체로 검증된 코어 기술을 바탕으로 실리콘하모니는 타사 대비 경쟁력이 있는 제품을 만들고 있습니다.
Process Category Design Specification
0.18 mixed signa VCC Detector It detects the voltage level of its power supplies.
The normal operation voltage levels are 1.62v~1.98v and 3.0v~3.9v respectively.
Ring oscillator Its output frequency is about 55 MHz.
RC Oscillator with one external resistor to generate 25~50 MHz clock.
Power Regulator Voltage Regulator, is an on-chip device which provides the suitable power supply for the core from the external high voltage power supply.
Power On Reset uses the RC delay to generate the system reset pulses when power is turned on.
Multiple I/O library 1.8V/3.3V,supports both Inline and staggered I/O pads.
ADC 1.8V 6bit 100MHz
USB 1.1 Transceiver and Controller compatible with USB1.1 spec
USB 2.0 Transceiver and Controller compatible with USB2.0 spec
PLL 1.8V/3.3V clock generator up to 400MHz
DLL DLL compatible with USB2.0 spec
Audio DAC/ADC 18 bits ∑Δ ADC and 18 bits ∑Δ ADC (audio)
DC/DC Converter voltage regulator 3.3v to 1.8v, 2.4v
Band Gap Reference bandgap reference voltage 1.21V, typical current 100 uA
Analog I/O PAD  
USB 2.0 Controller compatible with USB2.0 spec
DAC 10-bit current steering, 100MhZ
DAC 20-bit sigma-delta, 48KHz
0.18 logic 8-bit Micro Controller compatible with general 51 series
embedded 1T SRAM Pure logic based eSRAM,
Embedded OTP Pure logic based embedded OTP
I2C master I2C interface
SPI standard spi interface
Flash Memory Controller Flash controller with DMA function
UART UART IP spec
CMOS Sensor I/F Genrating the timing required by different type of CMOS Image Sensor, Accept different format of data from CMOS image sensor and translating into the internal data format.
JPEG Engine Finish the JPEG compression and decompression for logic Image data stream
Image Scaler Support stepless scaling-down for logic image data stream, the scaling ratio up tp 16
I2C Master Standard I2C master with amba bus interface with host mcu
Color space conversion Finish the color space conversion from YUV422 to RGB mode for display
Color Dithering Finish the color dithering operation to meet the reqiurement of different depth color LCD display module
LCD I/F translate the data format of RGB to memory-access format data to LCD display memory, support RGB444, RGB565, RGB666, RGB888 ,etc format.
0.25 mixed signal USB 1.1 Transceiver and Controller compatible with USB1.1 spec
USB 2.0 Transceiver and Controller compatible with USB2.0 spec
PLL clock generator 44.1k 48k
DLL DLL compatible with USB2.0 spec
voltage regulator voltage regulator 3.3v to 2.5v
Band Gap Reference bandgap reference voltage 1.21V, typical current 100 uA
USB 1.1PAD USB 1.1 Transceiver in a PAD
USB 2.0 Controller compatible with USB2.0 spec
PLL clock generator 8k, 32k
PLL input frequence 12Mhz, output 480Mhz
LVDS Driver data rate: 630Mbps; Receiver data rate:350Mbps
PLL 100MHz
PLL 200MHz
Regulator 3.3V -> 2.5V
DAC 10-bit 30MHz
0.25 HV mixed signal STN-LCD driver Full color STN LCD 128 x RGB source driver
STN-LCD driver Full color STN LCD 160 row driver
DC-DC *2--*5 charge pump
DAC 14bit Current Steering 100MSPS DAC
ADC 10bit 200KSPS ADC
0.25 logic 8-bit Micro Controller compatible with general 51 series
I2C master I2C interface
SPI standard spi interface
Flash Memory Controller Flash controller with DMA function
UART UART IP spec
Flash Memory Controller 128K X8, 1P3M, programming layer metal1
Dual Port SRAM from Memroy Compiler
DSP M88 DSP, 16/24-bit high speed DSP, ADI ADSP-218X compatible architecture
Turbo 8032 MPU Core generic 8051 architecture, 4 clock cycle per instruction, 4 level interrupt priority, PCA, SPI
On Chip SRAM support beyond 256 byte, Programming watchdog timer, Enhanced UART
Copyright (c)2005 by Silicon Harmony.Co.Ltd All right reserved. 
EMAIL:kjdae@siliconharmony.com